Compiler-backed read-only Verilog and SystemVerilog project analysis.
{ "mcpServers": { "pyslang": { "command": "uvx", "args": [ "pyslang-mcp" ] } } }